SemiFlows
工艺流程Flow 问答优势定价FAQ关于博客
  1. 首页
  2. /
  3. 工艺术语

半导体工艺概念术语表

半导体工艺概念术语表 —— 沉积、刻蚀、CMP、光刻等 —— 每条概念链接到它在 28nm / 40nm / 14nm / 7nm 流程中出现的工艺步骤。

共 28 条工艺概念

14nm RMG (HKMG replacement-metal-gate) 工艺 2.5D 截面 — Gate Cut + Fin Cut 双视图

产品里的样子

每一步工艺都有对应的 2.5D 截面图,材料堆叠与结构变化随流程逐步呈现。

看完整工艺流程

金属 3 层6

  • Copper Chemical Mechanical Polishing

    • Cu CMP40nm
    • Cu CMP40nm

    2 步

  • Copper Seed Layer Deposition

    • Cu Seed deposition40nm
    • Cu Seed deposition40nm

    2 步

SemiFlows

半导体工艺知识平台 —— 工艺流程可视化 + Flow 感知的证据问答

工艺流程Flow 问答优势定价关于FAQ博客工艺术语联系我们

© 2026 SemiFlows. 保留所有权利。

用户协议退款政策隐私政策support@semiflows.com由 Paddle.com 处理支付

Inter-Layer Dielectric Oxide Trench Etch

  • ILD 2-2 Oxide Etch40nm
  • ILD 4-2 Oxide Etch40nm

2 步

  • Post-Chemical Mechanical Planarization Surface Cleaning

    • Post CMP Cleaning40nm
    • Post CMP Cleaning40nm

    2 步

  • Tantalum Barrier Chemical Mechanical Polishing

    • Ta-based liner CMP40nm
    • Ta-based liner CMP40nm

    2 步

  • Tantalum-based Barrier Liner Deposition

    • Ta-based liner deposition40nm
    • Ta-based liner deposition40nm

    2 步

  • 第 1 层层间介质3

    • Inter-Layer Dielectric Silicon Carbonitride Barrier Deposition

      • ILD 1-1 SiCN Barrier Deposition40nm
      • ILD 3-1 Deposition40nm
      • ILD 5-1 Deposition40nm

      3 步

    • Inter-Layer Dielectric Silicon Dioxide Gap-Fill Deposition

      • ILD 1-2 SiO2 Gap-Fill Deposition40nm
      • ILD 3-2 Deposition40nm

      2 步

    • Pre-Lithographic Surface Preparation and Cleaning

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      2 步

    金属 1 层3

    • Copper Chemical Mechanical Planarization

      • Cu CMP40nm
      • Cu CMP40nm
      • Cu CMP40nm
      • Cu CMP40nm
      • Cu CMP40nm

      5 步

    • Copper Seed Layer Physical Vapor Deposition

      • Cu Seed deposition40nm
      • Cu Seed deposition40nm
      • Cu Seed deposition40nm
      • Cu Seed deposition40nm

      4 步

    • Tantalum Barrier Chemical Mechanical Planarization

      • Ta-based liner CMP40nm
      • Ta-based liner CMP40nm
      • Ta-based liner CMP40nm
      • Ta-based liner CMP40nm
      • Ta-based liner CMP40nm

      5 步

    正面深沟槽隔离2

    • Photoresist Ashing and Polymer Removal and Post-Etch Wet Strip and Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      2 步

    • Pre-Lithography Wet Chemical Cleaning

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      3 步

    第 2 层层间介质2

    • Silicon Carbonitride Interlayer Dielectric Deposition

      • ILD 2-1 Deposition40nm
      • ILD 6-1 Deposition40nm

      2 步

    • Silicon Dioxide Interlayer Dielectric Deposition

      • ILD 2-2 Deposition40nm
      • ILD 6-2 Deposition40nm

      2 步

    浅槽隔离 (STI)2

    • Photoresist Ashing and Polymer Removal and Post-Etch Wet Strip and Surface Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      4 步

    • Pre-Lithography Surface Preparation and Cleaning

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      3 步

    焊盘1

    • Photoresist Plasma Ashing and Post-Etch Wet Strip and Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      7 步

    第 4 层层间介质1

    • Pre-Lithography Surface Preparation

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      2 步

    第 6 层层间介质1

    • Pre-Lithography Surface Cleaning

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      5 步

    金属 0 层1

    • Pre-Lithographic Surface Preparation and Contamination Removal

      • Pre Litho Cleaning40nm
      • Pre Litho Cleaning40nm

      2 步

    金属 2 层1

    • Post-CMP Cleaning and Surface Passivation

      • Post CMP Cleaning40nm
      • Post CMP Cleaning40nm

      2 步

    N 型浮动扩散1

    • Photoresist Plasma Ashing and Post-Implant Wet Strip and Surface Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      3 步

    预金属介质 (PMD)1

    • Pre-Metal Dielectric Silicon Dioxide Deposition

      • PMD 1 - Deposition40nm
      • PMD 5 - Deposition40nm

      2 步

    第 1 层通孔1

    • Post-Etch Plasma Ashing and Post-Ashing Wet Strip and Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      2 步

    第 2 层通孔1

    • Inter-Layer Dielectric Silicon Carbonitride Etch

      • ILD 2-1 SiCN Etch40nm
      • ILD 4-1 SiCN Etch40nm

      2 步

    阱区注入1

    • Post-Implantation Photoresist Plasma Ashing and Post-Ashing Wet Chemical Strip and Surface Cleaning

      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm
      • Ashing & Strip/Clean40nm

      3 步