it must land precisely on the underlying etch stop layer (such as SiCN) or via structures to ensure low contact resistance and prevent via chamfering during subsequent metallization .
The ILD 2-2 Oxide Etch is a critical back-end-of-line (BEOL) process step designed to pattern the trench for Meta
l 3 (MET3) interconnects within the inter-level dielectric . Following the MET3 photolithography, this step physically removes the exposed oxide or low-k material to create the cavity that will subsequently be filled with a Ta-based liner and copper seed layer . Unlike shallow front-end pad oxide etches that primarily clear protective layers, this BEOL trench etch must precisely control the profile of deep structures in mechanically fragile dielectric materials to minimize resistive-capacitive (RC) delay . Furthermore, it must land precisely on the underlying etch stop layer (such as SiCN) or via structures to ensure low contact resistance and prevent via chamfering during subsequent metallization . This process operates via reactive ion etching (RIE), which relies on the synergistic effect of active neutral radicals for chemical reactions and directionally accelerated ions for physical sputtering . In fluorocarbon-based plasmas, neutral fluorine radicals dominate the chemical etching of the silicon-oxygen network, while charged ions gain kinetic energy across the plasma sheath to enhance bottom-surface reactions and suppress lateral etching . To maintain vertical sidewalls in advanced low-k dielectrics, a delicate thermodynamic balance is maintained between polymerizing species that passivate the sidewalls and fluorine species that etch the trench bottom . During this dry etch process, fluorine radicals can also react with plasma-damaged silicon-oxygen networks on the trench sidewalls to form stable Si–F bonds, locally creating fluorosilicate glass (FSG) that beneficially lowers the effective dielectric constant . The selection of specific fluorocarbon gas ratios, RF power, and substrate temperature directly dictates the etch anisotropy and selectivity . Increasing the polymerizing fluorocarbon chemistry enhances sidewall protection but risks micro-masking and residue formation at the trench bottom, which can lead to footing or elevated contact resistance . Conversely, a highly fluorine-rich plasma increases the overall etch rate and reduces profile distortion, but it may aggressively attack the dielectric and degrade its mechanical strength . Substrate temperature serves as a critical tuning knob; elevated chuck temperatures increase the volatility of fluorocarbon etch byproducts, thereby suppressing unwanted sidewall deposition and wiggling phenomena in narrow trenches . At the 40nm technology node, the continuous scaling of metal linewidth and spacing significantly increases local electric fields and current densities, making the interconnects highly vulnerable to electromigration and time-dependent dielectric breakdown (TDDB) . Consequently, the ILD 2-2 Oxide Etch must strictly control critical dimension (CD) bias and minimize plasma-induced damage to the dielectric . As transistor scaling inherently faces thermodynamic limits and subthreshold leakage trade-offs in the front-end, highly efficient and reliable signal routing in the BEOL becomes mandatory to balance overall device speed and power consumption .
Sign in to continue through all 417 steps