As semiconductor fabrication develops deep sub-micron Cu/low-k stacked structures using dual-damascene or via-first schemes, the patterning process must maintain exceptional fidelity to prevent systematic interconnect defects [P2].
In the backend-of-line (BEOL) process flow for a 40nm BSI CMOS Image…
Sign in to continue through all 417 steps
Sign Up Free