Because the total dielectric thickness in BSI architectures is substantial, the complete etch sequence is divided into multiple stages (PMD 1 through 4) to maintain strict profile control and manage thermal budgets [A2].
In a nanoscale Backside Illuminated (BSI) CMOS Image Sensor, exposing the bond…
Sign in to continue through all 417 steps
Sign Up Free