SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

Technical Blog

Deep dive into the physics and integration logic of semiconductor manufacturing

Ion ImplantationSep 3, 20266 min read

Principles of Selective SiGe Epitaxy in 28nm Source-Drain Integration

<article Function in the Complete Flow In advanced p-type metal-oxide-semiconductor (pMOS) field-effect transistors within the 28nm Planar Flow, enhancing carrier transport…

Process IntegrationSep 3, 20266 min read

STI CMP Effects on Pixel and Periphery Integration in 40nm BSI CIS

Function in the Complete Flow In a 40nm backside illumination (BSI) CMOS image sensor (CIS), shallow trench isolation (STI) chemical mechanical planarization (CMP) acts as the…

InterconnectSep 3, 20266 min read

Thermocompression Bonding Mechanism for Stacked CIS: Physical Principles and Integration Dynamics in 40nm BSI Sensors

Function in the Complete Flow In modern imaging architectures, the back-side illuminated (BSI) CMOS image sensor (CIS) relies on heterogeneous vertical integration to separate…

InterconnectSep 3, 20266 min read

Top Passivation Oxide-Nitride Stack Integration in 7nm FinFET Technology: Physics, Mechanisms, and BEOL Protection

Function in the Complete Flow In advanced 7nm technology platforms, the back-end-of-line (BEOL) interconnect hierarchy terminates at the uppermost metallization level, designated…

InterconnectSep 3, 20266 min read

Tungsten Contact Fill and Chemical Mechanical Planarization in 28nm Planar Process Architecture

Function in the Complete Flow In 28nm planar CMOS architectures, tungsten contact plug formation and subsequent contact chemical mechanical planarization (CMP) form the critical…

Process IntegrationSep 3, 20266 min read

Two-Stage Backside Silicon CMP in BSI Image Sensors: Physics, Integration, and Thickness Control

Function in the Complete Flow In modern image sensor manufacturing, backside illuminated (BSI) architectures have replaced conventional frontside illuminated configurations to…

InterconnectSep 3, 20266 min read

Via-Contact Metal Fill and CMP in 7nm FinFET Integration: Mechanics, Planarization, and Module Interactions

Function in the Complete Flow In advanced logic manufacturing, the Middle-of-Line (MOL) module acts as the critical electrical and physical bridge connecting sub-surface…

MaterialsAug 11, 20266 min read

14nm FinFET Contact Etch-Stop and Pre-Metal Dielectric Integration Process Flow: Principles, Mechanisms, and Integration Logic

Role in the Complete Flow The 14nm FinFET contact etch-stop and pre-metal dielectric (PMD) integration sits at a critical juncture in the transistor fabrication sequence — after…

InterconnectAug 11, 20266 min read

14nm FinFET Gate Contact Integration: Process Flow, Physics, and Module Dependencies Explained

Role in the Complete Flow In the 14nm FinFET process flow, the gate contact (CONTACT_CG) module serves as the primary vertical electrical connection between the buried…

InterconnectAug 11, 20266 min read

14nm FinFET Contact Trench Integration Process Flow: Physics, Mechanisms, and Module Dependencies

Role in the Complete Flow The 14nm contact trench (CONTACT_CT) integration module occupies a critical transitional position in the overall FinFET fabrication sequence, bridging…

InterconnectAug 11, 20265 min read

14nm FinFET PMD Surface Recess and Metal-Resistor Integration

The CONTACT_MR module in this site's 14nm FinFET flow begins with PMD Surface Recess and continues into metal-resistor integration and dielectric encapsulation.

InterconnectAug 11, 20266 min read

14nm FinFET Self-Aligned Contact Integration: Process Flow Principles and Mechanisms

Role in the Complete Flow The 14nm FinFET self-aligned contact integration represents a critical middle-of-line (MOL) module that bridges front-end-of-line (FEOL) transistor…

Previous5 / 31Next

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
AllDepositionEtchingLithographyCMPIon ImplantationProcess IntegrationMaterialsInterconnectDevice PhysicsThermal Processing