SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
SemiFlows
FlowsAdvantagesPricingFAQAboutBlog
  1. Home
  2. /
  3. Blog
  4. /
  5. Fundamentals of Mandrel Spacer Patterning: Principles, Integration, and Advanced Node Scaling
Process IntegrationJune 27, 2026·By Joseph Swann

Fundamentals of Mandrel Spacer Patterning: Principles, Integration, and Advanced Node Scaling

How the mandrel becomes a pattern

Mandrel-spacer patterning begins with a lithographically defined sacrificial core, or mandrel. A conformal film coats its sides; directional etching removes much of that film from horizontal surfaces, leaving sidewall spacers. After the core is removed, the remaining spacer pattern can transfer a denser line pattern into a hardmask or underlying layer. A published spacer-based self-aligned double-patterning (SADP) example describes a core, deposited spacers, core removal and pattern transfer in that order . This is the sequence behind pitch division, not a claim that one material or deposition method is mandatory.

The public 7nm FinFET flow overview locates self-aligned pitch division within a broader integration flow. The mandrel removal sequence is explained in this article. Individual course Steps have separate access rules; the overview does not promise their unlocked text.

Process map

7nm/Flow map/Overview

7nm FinFET

Use the public 7nm FinFET overview to locate self-aligned pitch division in a full flow; individual Step access is separate.

Explore the flow overview→Public flow overview

Double and quadruple patterning

In SADP, spacers formed on both sides of the original core can create a line density beyond a single printed core pattern, subject to subsequent cutting and transfer. A second spacer-defined cycle can be used for self-aligned quadruple patterning (SAQP). A published SAQP study demonstrates this second cycle for a particular hardmask integration and identifies possible STI and gate-pattern transfer applications . Neither “double” nor “quadruple” means that every final feature is automatically usable: cuts, line ends and layout constraints remain.

Spacer deposition can use different methods. The cited SADP demonstration used CVD spacers , so an article that requires ALD for every mandrel-spacer process would be inaccurate. The final dimensions reflect core profile, deposited-film uniformity, directional etch and pattern transfer together. Spacer thickness alone is not an unconditional final critical-dimension rule.

Where variation enters

Core critical-dimension variation, spacer asymmetry and etch differences can produce alternating spacing often called pitch walking. Pattern transfer can add further roughness or bias. These mechanisms must be checked at the relevant process stage; seeing a regular mandrel array does not prove a regular final fin array. The SADP and SAQP examples establish workable integration sequences, not universal yield or node-wide superiority .

The same distinction matters when reading the course flow. The 7nm overview locates self-aligned patterning, while this article supplies the mandrel sequence; it does not quantify a particular spacer profile, etch selectivity or defect rate. If the reader only needed the definition and sequence, this article may be sufficient; the overview adds the position of that sequence in a complete FinFET flow.

References

[P1] Paper2008

22nm half-pitch patterning by CVD spacer self alignment double patterning (SADP)

C. Bencher, Yongmei Chen, H. Dai, W. Montgomery, L. Huli · SPIE Advanced Lithography

DOI: 10.1117/12.772953

[P2] Paper2011

Sidewall spacer quadruple patterning for 15nm half-pitch

P. Xu, Yongmei Chen, Yijian Chen, Liyan Miao, Shiyu Sun, Sung-Woo Kim et al. · Advanced Lithography

DOI: 10.1117/12.881547

Get the SemiFlows weekly note

One email a week on the physics and chemistry behind a process step. Leave your address, confirm once, unsubscribe any time.

Want the AI assistant and full flows? Sign up — the weekly is included automatically. Sign up free

Frequently Asked Questions

What is mandrel-spacer patterning?
A sacrificial lithographic core is coated, sidewall spacers are left after directional etch, and the core is removed so the spacer pattern can be transferred.
Does the process require ALD or always give four times the density?
No. A published SADP example used CVD spacers. SAQP adds a second spacer-defined cycle, while cuts, line ends and transfer constrain usable final features.
What does the linked 7nm overview add?
It publicly places self-aligned pitch division in a broader FinFET flow. This article explains the mandrel sequence; the overview is not unlocked individual Step text.

Related Articles

Process IntegrationMar 29, 20267 min read

FEOL: What the Front End of Line Builds

The front end of line (FEOL) builds the transistors themselves — isolation, gate stack, junctions, source/drain — everything before the first metal layer. It sets the chip's drive current, leakage, and reliability floor.

Process IntegrationMar 15, 20265 min read

HKMG Integration: Why Metal-Gate-Last Is Not Always High-k-Last

Distinguish high-k formation from final metal replacement in a real sequence.

Process IntegrationJun 27, 20266 min read

Fundamental Principles of Self-Aligned Double Patterning (SADP) in Advanced Semiconductor Lithography

As the semiconductor industry continuously pushes the physical boundaries of density and performance, traditional photolithography tools have encountered fundamental optical…

Process IntegrationJun 27, 20267 min read

SAQP: What Is Self-Aligned Quadruple Patterning?

Self-aligned quadruple patterning (SAQP) turns one lithographic exposure into four times the pattern density: two sidewall-spacer cycles set the final line width by deposited film thickness instead of optical resolution.

Process IntegrationMar 29, 20265 min read

Sidewall Spacer in MOS Transistors

What does a transistor sidewall spacer do? Follow deposition, directional etch and the later source/drain offset in an approved planar Flow.

Contents

  • How the mandrel becomes a pattern
  • Double and quadruple patterning
  • Where variation enters

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com