SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

Technical Blog

Deep dive into the physics and integration logic of semiconductor manufacturing

Device PhysicsSep 14, 20265 min read

Short-Channel Effects vs DIBL: What Changes and What to Compare

Separate length-dependent threshold roll-off from drain-bias-induced barrier lowering, then connect each question to a process map.

InterconnectSep 11, 20265 min read

Barrier vs Liner: Different Jobs at a Metal Interface

Compare diffusion barriers, liners and seed roles without treating interface functions as interchangeable material names.

CMPSep 11, 20265 min read

CMP Dishing vs Erosion: Read the Reference Surface

Distinguish CMP dishing from erosion by comparing local metal, neighboring dielectric and the surrounding reference field.

CMPSep 11, 20265 min read

CMP vs Etch Endpoint: What Does the Signal Mean?

Understand what CMP and etch endpoint signals indicate, and why a transition does not verify every local structure.

InterconnectSep 11, 20265 min read

Contact vs Interconnect Resistance: Follow the Current

Separate contact interfaces, access regions and metal lines to understand the resistance of a complete current path.

Device PhysicsSep 11, 20265 min read

Dark Current vs Read Noise: Separate Charge and Readout

Separate mean dark signal, dark-current shot noise and read noise when interpreting CMOS sensor behavior.

DepositionSep 11, 20265 min read

Dielectric vs Metal-Fill Voids: Follow the Function

Compare dielectric and metal-fill voids by following isolation, conduction and later process accessibility.

Thermal ProcessingSep 11, 20265 min read

Activation vs Diffusion: What Changes During Annealing?

Follow dopant state and position separately to understand activation, diffusion and damage recovery during annealing.

Device PhysicsSep 11, 20265 min read

Electrical vs Optical Crosstalk: Where Did the Signal Move?

Use photon absorption to distinguish optical-path mixing from carrier-collection crosstalk in CMOS image sensors.

EtchingSep 11, 20265 min read

Microloading and ARDE: Separate Neighborhood and Access

Compare neighborhood loading and feature access to understand microloading and aspect-ratio-dependent etching.

EtchingSep 11, 20265 min read

Etch Selectivity vs Anisotropy: Material or Direction?

Distinguish material selectivity from directional etching, and see why neither property alone proves pattern quality.

MaterialsSep 11, 20265 min read

Film Stress vs Channel Strain: Follow the Mechanical Link

Follow the link from film stress to channel strain and transport, keeping mechanical and electrical evidence separate.

1 / 31Next

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
AllDepositionEtchingLithographyCMPIon ImplantationProcess IntegrationMaterialsInterconnectDevice PhysicsThermal Processing