Advanced Contact Metallization: Physical Principles and Integration of Cobalt Silicide (CoSi₂)

Introduction

As integrated circuit scaling advanced deep into the sub-micron regime, parasitic resistance at the source, drain, and gate electrodes became a dominant bottleneck limiting device performance. To address this challenge, the semiconductor industry adopted the self-aligned silicide (salicide) process, which selectively converts exposed silicon surfaces into highly conductive transition metal silicides. In the self-aligned silicide process, converting exposed silicon surfaces into silicide minimizes parasitic series resistance components between the contact and the channel [T2].

Among the various silicides, cobalt silicide (principally in its stable CoSi₂ phase) emerged as a premier material for ultra-large-scale integration (ULSI) applications. Initially developed to overcome the scaling limitations of titanium silicide (TiSi₂), cobalt silicide offers a unique combination of low bulk resistivity, excellent chemical stability, and compatibility with advanced microelectronic processing.

Unlike titanium silicide, which suffers from a severe narrow-line effect where its resistance increases dramatically on sub-micron features due to nucleation constraints, the sheet resistance of cobalt silicide remains virtually independent of line width. Additionally, during its solid-state formation reaction, cobalt acts as the dominant diffusing species. This spatial diffusion characteristic significantly reduces lateral encroachment of the silicide under oxide or nitride spacer structures, lowering the risk of electrical shorting between the gate and source/drain regions. Consequently, understanding the physical mechanisms, process dependencies, and integration challenges of cobalt silicide is essential for modern semiconductor manufacturing.

---

Physics & Mechanism

The formation of cobalt silicide is governed by solid-state diffusion, phase transformation thermodynamics, and interface kinetics. When metallic cobalt is deposited onto a monocrystalline silicon substrate and subjected to thermal energy, a series of solid-phase reactions occur driven by the minimization of Gibbs free energy.

Phase Transformation Sequence

The cobalt-silicon (Co-Si) binary system features three sequential phases that form during thermal processing:

1. Dicobalt Silicide (Co₂Si): This is the first phase to nucleate at lower temperatures when cobalt atoms begin diffusing into the silicon lattice.
2. Cobalt Monosilicide (CoSi): As the temperature increases or the reaction time is extended, the film completely transforms into the intermediate monosilicide phase (CoSi), which exhibits a higher electrical resistivity.
3. Cobalt Disilicide (CoSi₂): At elevated temperatures, the monosilicide phase reacts with the remaining silicon to form the thermodynamically stable, highly conductive disilicide phase (CoSi₂).

The crystallography of the final CoSi₂ phase is highly compatible with the silicon substrate. CoSi₂ possesses a cubic fluorite crystal structure with a lattice constant very close to that of silicon, enabling epitaxial or near-epitaxial growth interfaces that exhibit low interfacial energy and high thermal stability.

Diffusion Kinetics and Silicon Consumption

During the formation of CoSi₂, the atomic diffusion mechanism is critical. In the Ti-Si system, silicon is the dominant diffusing species, which frequently leads to the migration of silicon atoms out of the active areas and into the surrounding dielectric sidewalls, causing lateral encroachment. Conversely, in the cobalt silicide system, cobalt is the primary diffusing species during the formation of the lower-temperature phases, and silicon diffusion only becomes significant during the final transition to the disilicide phase. This limits lateral silicidation, allowing for tighter alignment margins.

However, the chemical reaction of CoSi₂ requires substantial silicon consumption. For every unit thickness of deposited cobalt, a larger equivalent thickness of the underlying silicon substrate is consumed to form the stable disilicide phase. If this reaction is not carefully controlled, the front of the silicide interface can penetrate deep into the source/drain junctions, leading to severe junction leakage and diode degradation.

Wide-Bandgap Semiconductor Applications

The physics of cobalt silicide also extends to wide-bandgap materials such as silicon carbide (4H-SiC). When cobalt is reacted with 4H-SiC at elevated temperatures, it selectively reacts with the silicon component of the carbide lattice, forming a mixed phase of Co₂Si and CoSi.

This metallization alters the Schottky barrier height at the interface. On heavily doped n-type 4H-SiC substrates, high-temperature thermal processing drives a thinning of the depletion barrier, enabling carrier transport via thermionic field emission and field emission, resulting in stable Ohmic contacts. On p-type substrates, strong Fermi level pinning maintains a high barrier height, preserving rectifying contact behavior even after high-temperature treatments.

---

Process Principles

The performance, phase purity, and morphology of cobalt silicide depend strongly on the directional tuning of key process parameters during deposition and annealing.

Magnetron Sputter Deposition

The initial cobalt thin film is deposited via physical vapor deposition (PVD), specifically magnetron sputtering. Because cobalt is a strongly ferromagnetic material, it presents a unique engineering challenge. The ferromagnetic target tends to capture and short-circuit the applied magnetic field, preventing the magnetic flux from penetrating into the plasma chamber. This suppresses the magnetron effect, reducing plasma confinement and lowering the sputtering rate.

To overcome this, high pass-through flux (PTF%) targets are utilized. Increasing PTF% directionally increases the magnetic flux intensity at the target surface, lowering discharge impedance and improving plasma ionization efficiency, which enhances both deposition rate and film uniformity.

[Low PTF% Target]  --> Restricts Magnetic Flux --> High Impedance --> Non-Uniform Film
[High PTF% Target] --> Maximizes Magnetic Flux --> Low Impedance  --> Smooth, Uniform Film

Rapid Thermal Processing (RTP)

The conversion of the deposited cobalt film into low-resistivity CoSi₂ is typically carried out using a two-step rapid thermal processing (RTP) scheme:

• First Annealing Step (RTP1): Performed at moderate temperatures, this step promotes the solid-state reaction of cobalt with silicon to form the intermediate CoSi phase. The temperature must be high enough to initiate interdiffusion but low enough to prevent excessive silicon consumption and lateral encroachment.
• Selective Chemical Etching: Following RTP1, a selective wet etch (typically using acid mixtures) is applied to remove the unreacted cobalt from the dielectric isolation regions (e.g., spacer oxide or shallow trench isolation) without attacking the newly formed silicide.
• Second Annealing Step (RTP2): Conducted at a higher temperature, this step drives the phase transformation from the highly resistive CoSi phase to the low-resistivity CoSi₂ phase. If the temperature during RTP2 is too low, the transformation remains incomplete, leaving high-resistivity residual monosilicide phases. Conversely, if the temperature is too high, it triggers thermal agglomeration of the thin silicide film.

Pulsed Laser Annealing

As device dimensions scale down, conventional rapid thermal annealing treatments struggle with narrow process margins in ultra-shallow junctions. Advanced integration utilizes short-pulse laser annealing to achieve selective, solid-phase silicidation while maintaining strict thermal budget control.

---

Challenges & Failure Modes

Implementing cobalt silicide in sub-micron technologies is associated with several physical and chemical failure modes that degrade device yield and performance.

Process Deviation                          Physical Mechanism                         Electrical Failure Mode
----------------                          ------------------                         ---------------------
Excessive Thermal Budget ---------> Thermal Agglomeration / Pinning ---------> Sheet Resistance Spike
Excessive Si Consumption ---------> Deep Junction Penetration --------------> Junction Leakage / Diode Shorting
Low Temperature / Low Laser Energy -> Incomplete Phase Transformation --------> High Contact Resistance (CoSi Residue)

Thermal Agglomeration

Thin films of CoSi₂ are thermodynamically unstable at high temperatures. When subjected to excessive thermal budgets during post-silicidation steps (such as intermetal dielectric deposition and curing), the silicide film tends to agglomerate. Driven by the reduction of surface and interfacial free energy, the continuous thin film breaks up, forming isolated islands and exposing the underlying silicon substrate. This morphological degradation causes a massive spike in sheet resistance and contact resistance.

Junction Leakage and Shallow Junction Damage

Because CoSi₂ formation consumes a significant amount of underlying silicon, integrating this material with shallow source/drain junctions is a major challenge. If the initial cobalt layer is too thick or the thermal budget is excessive, the silicide interface can consume the entire junction depth. This physical penetration of the metallurgical junction allows the highly conductive silicide to directly contact the oppositely doped substrate, leading to high junction leakage currents and device failure.

Residual Highly Resistive Phases

If the thermal budget of the RTP2 step (or the energy density of a pulsed laser anneal) is insufficient, the phase transformation from the monosilicide to the disilicide phase remains incomplete. The presence of residual CoSi—which exhibits significantly higher electrical resistivity compared to the stable CoSi₂ phase—prevents the contact from achieving its targeted low resistance.

Mechanical Stress and Interface Roughness

The difference in thermal expansion coefficients between cobalt silicide, the silicon substrate, and surrounding dielectric spacers generates mechanical stress during thermal processing. This stress can lead to defect generation, dislocation formation, and interface roughness. An uneven silicide/silicon interface leads to localized electric field crowding, which lowers the localized junction breakdown voltage and degrades dielectric reliability.

---

Technology Node Evolution

The adoption and adaptation of cobalt silicide reflect the historical push toward smaller, faster, and more power-efficient devices across planar and 3D architectures.

Deep Sub-Micron Planar Architecture

In early deep sub-micron planar MOSFET generations, series resistance at the contacts became a critical bottleneck. Cobalt silicide became a standard material for contact silicidation, replacing titanium silicide due to its immunity to the narrow-line effect. The self-aligned process utilized a two-step RTA process with selective wet-strip chemistries to ensure low sheet resistance on gates and source/drain regions. To prevent silicidation in specific areas where resistors or electrostatic discharge (ESD) protection devices were located, a salicide block (SAB) oxide layer was patterned prior to cobalt deposition.

As planar technology matured down to advanced nodes like 28nm Planar Flow, contact scaling requirements led to the introduction of nickel-based silicides (such as NiPtSi) to further reduce silicon consumption and thermal budget constraints.

Transition to 3D FinFET Architectures

With the transition to three-dimensional architectures like 14nm FinFET, silicide integration had to adapt to highly non-planar geometries. Sputtering contact metal uniformly over high-aspect-ratio 3D fins required optimization of target PTF% and advanced collimator or ionized PVD technologies to ensure conformal coverage of fin sidewalls.

The extremely narrow silicon fins significantly restricted the volume of silicon available for silicide reactions. Excessive silicon consumption on such small volumes risked consuming the entire fin, leading to structural voiding and severe electrical open failures. Consequently, thermal budgets were strictly optimized, using ultra-short RTA steps or laser annealing to control the reaction front.

Sub-10nm Architectures and Advanced Contact Scaling

At advanced nodes such as 7nm FinFET and beyond, contact dimensions shrank to sub-10nm scales. At these dimensions, traditional transition metal silicides hit physical scaling limits. Thin silicide films became highly susceptible to thermal agglomeration, and contact resistance became dominated by the interfacial Schottky barrier rather than bulk silicide resistance.

To sustain scaling, advanced architectures transitioned toward nickel-platinum silicide (NiPtSi) combined with direct cobalt plug contacts and ruthenium-based metallization schemes. Furthermore, to optimize front-side routing density, advanced architectures developed backside power delivery networks (BSPDN), where back-side contact structures connect directly to the source/drain regions from the rear of the wafer.

---

Related Processes

The successful integration of cobalt silicide requires seamless coordination with several adjacent front end of line (FEOL) and middle of line (MOL) process steps.

[Lithography & Contact Etch] 
          │
          ▼
[Pre-Clean / HF Dip] ──> Removes Native Oxide
          │
          ▼
[PVD Cobalt Sputtering] ──> High PTF% Target Magnetron Sputter
          │
          ▼
[RTP1 Annealing] ──> Forms Intermediate CoSi Phase
          │
          ▼
[Selective Wet Clean] ──> Strips Unreacted Cobalt (SPM/HPM)
          │
          ▼
[RTP2 Annealing] ──> Converts to Low-Resistivity CoSi2 Phase
          │
          ▼
[Intermetal Dielectric] ──> Deposition of USG/PSG

Lithography and Etching

Before cobalt deposition, contact holes must be patterned and etched through dielectric layers. In advanced lithography, a bottom anti-reflective coating (BARC) is applied to control light reflection and prevent standing wave defects. This ensures contact openings are precisely defined, preventing alignment errors that could lead to silicide bridging to adjacent structures.

Surface Pre-Cleaning

Prior to cobalt sputtering, any native oxide (SiO₂) on the exposed silicon contact regions must be completely removed. Because oxide acts as a diffusion barrier, even a thin native oxide layer can inhibit the solid-state reaction between cobalt and silicon, leading to incomplete silicidation or high contact resistance. Strapping active regions with silicide provides a larger contact area between the silicide and underlying silicon, thereby reducing the net contact resistance [T1].

Wet Chemical Clean / Selective Strip

Following the first low-temperature rapid thermal processing (RTP1) step, the unreacted cobalt must be selectively removed. This is performed using wet chemical cleaning processes. Mixtures such as sulfuric acid-hydrogen peroxide (SPM) or hydrochloric acid-hydrogen peroxide (HPM) are formulated to oxidize and dissolve unreacted metallic cobalt from dielectric isolation surfaces while leaving the reacted CoSi film in the contact holes intact.

Intermetal Dielectric Isolation

Once the low-resistance CoSi₂ phase is formed during RTP2, the structure is encapsulated in intermetal dielectric layers. Materials such as undoped silicate glass (USG) or phosphosilicate glass (PSG) are deposited to insulate the contacts and provide a flat surface for subsequent metal routing layers. The thermal budget of these dielectric depositions must be carefully managed to prevent thermal agglomeration of the underlying silicide films.

---

Future Outlook

As the semiconductor industry advances toward nanosheet field-effect transistors, forksheet architectures, and 3D CMOS configurations, contact metallization strategies continue to evolve.

Ultrafast Laser Processing

To completely decouple the thermal budget of contact formation from shallow junction diffusion, ultrafast laser annealing provides localized heating of the contact interface. This approach drives the phase transition to the low-resistance CoSi₂ phase while keeping the bulk wafer temperature low, preventing dopant deactivation in shallow junctions.

Backside Contact Schemes and 3D Integration

The implementation of backside contact structures is a major paradigm shift in advanced scaling. By routing power delivery to the back side of the wafer, the front side is reserved entirely for signal routing. Designing these contacts using specialized placeholder structures allows for a wider contact profile, increasing the contact area to the source/drain regions and mitigating contact resistance issues.

Novel Substrate Co-Integration

Beyond silicon, cobalt silicide shows potential in emerging high-power electronics built on silicon carbide and other wide-bandgap substrates. Refining the high-temperature solid-phase reactions of cobalt on these substrates will enable low-resistance self-aligned contacts, simplifying process integration for next-generation power devices.

---