SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
SemiFlows
FlowsAdvantagesPricingFAQAboutBlog
Device PhysicsOctober 11, 2026·By Joseph Swann

Image Lag vs Blooming: Residual Charge and Excess Charge

Image lag can involve signal charge left after its intended transfer and appearing in a later observation. Blooming involves excess charge escaping or spreading when storage is overfilled. Both concern charge history, but they describe different failures and need different evidence.

Ask when the charge became unwanted

For transfer-related lag, the problem is incomplete delivery: some of the previous signal remains when it should have left. The potential transition through the transfer gate, the receiving FD state and the available transfer time matter. A correctly drawn gate does not prove that every carrier crossed.

For blooming, the problem begins when generated charge exceeds practical storage capacity. Excess carriers follow the surrounding potential landscape. In a CMOS PPD example, they can preferentially move toward FD and the reset path, although neighboring pixels can still be affected. This is an architecture-dependent description.

Process checkpoint

40nm/PD/Step 99
Loading visual…
Process cross-section · 40nm BSI CMOS Image Sensor · Step 99

Understand P-Pinning Ion Implantation in context

Trace storage, transfer and overflow as different states and explain why a pinning layer alone does not guarantee either endpoint.

Process context for “Image Lag vs Blooming: Residual Charge and Excess Charge”: 40nm BSI CMOS Image Sensor · PD · Step 99

Explore this step→Public entry · reading access is shown on the step page

A remedy for one is not proof of the other

A transfer path that efficiently empties the well need not provide enough capacity for a stronger exposure. A favorable overflow path need not eliminate trapped or incompletely transferred previous signal. The two questions cannot be combined into “charge management passed.”

Surface pinning contributes to a useful boundary, but the rest of the operating potentials and local defects remain relevant. Manufacturing order is not the same as the charge movement sequence during exposure and readout.

An after-transfer well retains old charge. In a separate overfilled state, excess charge follows conditional FD/reset or neighbor paths.

Conditions and counterexamples

A persistent image can have causes beyond incomplete PPD transfer, including trapping elsewhere. A bright spatial artifact need not uniquely identify blooming. Illumination history, later observations and structure-sensitive evidence must distinguish competing explanations.

Likewise, the existence of a reset drain does not guarantee that all excess charge reaches it before affecting a neighbor. A diagram of an intended path is a hypothesis about operation, not a measurement of containment.

Explain two histories at the same station

At the linked station, identify the storage well and transfer boundary. Tell one history in which intended signal remains, and another in which additional signal exceeds storage. For each, state when the charge becomes unwanted and what further observation would support the explanation.

This task distinguishes residual and excess charge without prescribing exposure, pulse or implant settings.

Continue learning

  • Photodiode, transfer gate and FD: from charge to readout
  • Electrical vs Optical Crosstalk: Where Did the Signal Move?

References

[P1] Paper2014

A Review of the Pinned Photodiode for CCD and CMOS Image Sensors

E. Fossum, Donald B. Hondongwa · IEEE Journal of the Electron Devices Society

DOI: 10.1109/JEDS.2014.2306412

Get the SemiFlows weekly note

One email a week on the physics and chemistry behind a process step. Leave your address, confirm once, unsubscribe any time.

Want the AI assistant and full flows? Sign up — the weekly is included automatically. Sign up free

Frequently Asked Questions

Are lag and blooming synonyms?
No. Residual intended signal and excess generated charge have different histories. [P1]
Does a reset path guarantee no neighbor impact?
No. Actual overflow depends on the surrounding potentials and operation. [P1]
Does a persistent image prove incomplete PPD transfer?
No. Trapping or other parts of the chain can contribute; distinguish mechanisms with evidence.

Related Articles

Device PhysicsSep 11, 20265 min read

Electrical vs Optical Crosstalk: Where Did the Signal Move?

Use photon absorption to distinguish optical-path mixing from carrier-collection crosstalk in CMOS image sensors.

Process IntegrationSep 10, 20269 min read

Photodiode, transfer gate and FD: from charge to readout

A pixel voltage is the result of charge generation, collection, storage, transfer, and conversion. Calling every n-type region photosensitive confuses the photodiode with its readout node. Treating the surface p-type pinning region as extra storage volume also misses its purpose.

Contents

  • Ask when the charge became unwanted
  • A remedy for one is not proof of the other
  • Conditions and counterexamples
  • Explain two histories at the same station
  • Continue learning

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com