SemiFlows
FlowsAdvantagesPricingFAQAboutBlog

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com
SemiFlows
FlowsAdvantagesPricingFAQAboutBlog
  1. Home
  2. /
  3. Blog
  4. /
  5. Fundamental Principles of Ammonium Peroxide Mixture in Advanced Semiconductor Manufacturing
Process IntegrationJune 27, 2026·By Joseph Swann

Fundamental Principles of Ammonium Peroxide Mixture in Advanced Semiconductor Manufacturing

Introduction

In microelectronics fabrication, maintaining an ultra-clean wafer surface is a prerequisite for achieving high device yield and reliability. Ammonium peroxide mixture (APM), widely known as Standard Clean 1 (SC1) or ammonia-peroxide mixture, consists of ammonium hydroxide (NH₄OH), hydrogen peroxide (H₂O₂), and deionized water (DIW). Originally introduced as part of the classic RCA clean, the standard cleaning sequence relying on ammonium peroxide mixture has remained a mainstay of silicon wafer processing .

The primary utility of an APM clean lies in its dual capability to break down organic surface contaminants and remove particulate contamination from both silicon and dielectric surfaces. Its application spans critical processing windows in the front end of line (FEOL) for gate dielectric preparation, middle of line (MOL) contact formation, and back end of line (BEOL) post-planarization cleaning. Despite continuous device scaling, fabs rely on the dynamic balance between oxidation and controlled dissolution provided by APM.

Process map

All nodes/Flow map/Directory

See how a process flow is organized

Choose a technology node to explore its process map, module structure, and available steps. This opens the flow directory.

Choose a process flow→Start with an overview, then choose a step

Physics & Chemical Mechanisms

The cleaning efficacy of APM is governed by simultaneous surface oxidation and chemical dissolution of the resulting oxide layer.

Oxidation Kinetics

Hydrogen peroxide serves as a strong oxidizing agent. Upon contact with a silicon substrate, H₂O₂ oxidizes the surface to form a thin, self-limiting chemical silicon dioxide (SiO₂) layer:

Si + 2 H₂O₂ → SiO₂ + 2 H₂O

Simultaneously, the high oxidation potential breaks down organic impurities on the wafer surface, converting them into soluble species or volatile reaction products that are swept away by fluid flow.

Dissolution and Etching

Concurrently, ammonium hydroxide dissociates in aqueous solution to produce hydroxide ions (OH⁻). These hydroxide ions attack and slowly dissolve the chemically grown SiO₂ layer:

SiO₂ + 2 OH⁻ → H₂SiO₄²⁻

This continuous oxidation-dissolution cycle slowly removes the outermost atomic layers of the substrate. Any contaminants attached to or embedded within the native or chemical oxide layer are physically detached as the underlying matrix is consumed.

Particle Lift-Off and Zeta Potential

The physical removal of sub-micron particles during an APM clean is primarily achieved through this controlled under-cutting mechanism. As hydroxide ions diffuse beneath an adhering particle and etch the supporting oxide, the physical anchor holding the particle is destroyed.

Once liberated, electrostatic forces prevent particle redeposition. In the alkaline pH environment established by NH₄OH, both the silicon dioxide surface and most suspended particulate contaminants acquire a negative surface charge. Described by electrostatic double-layer theory, the potential at the boundary of the diffuse layer is defined as the zeta potential. Because both the wafer substrate and suspended particles exhibit negative zeta potentials, strong electrostatic repulsion prevents attractive van der Waals forces from re-attaching particles to the surface.

Process Parameters & Kinetics

Optimizing APM performance requires controlling key process variables to balance particle removal efficiency against unwanted material loss and surface roughening.

  • Chemical Concentration Ratio (NH₄OH : H₂O₂ : H₂O): The volumetric ratio dictates the balance between oxidation and etching. Increasing NH₄OH relative to H₂O₂ accelerates the SiO₂ etch rate. However, if H₂O₂ concentration drops too low, protective surface oxidation cannot keep pace with dissolution, allowing hydroxide ions to attack bare silicon and increase surface roughness.
  • Temperature: Raising bath temperature increases reaction rate constants according to Arrhenius kinetics, enhancing particle lift-off and organic decomposition. However, elevated temperatures accelerate the thermal decomposition of H₂O₂ into water and oxygen gas, shifting chemical concentration ratios over time.
  • Exposure Time: Extended exposure ensures thorough particle removal but increases cumulative silicon and dielectric recess. Modern processes minimize bath duration to preserve ultra-thin device features.
  • Megasonic Agitation: High-frequency megasonic acoustic energy is frequently applied to assist chemical lift-off. Megasonic waves generate acoustic streaming within the fluid boundary layer, imparting physical momentum to overcome particle adhesion without mechanically damaging fragile structures.
  • Liquid Film Continuity: Maintaining a continuous liquid film during transitions between chemical processing, rinsing, and drying avoids film rupture. Localized dry spots generate Marangoni surface-tension gradients that draw impurities to liquid boundaries, forming watermarks.

Failure Modes & Integration Challenges

While APM is highly effective, its etching action presents trade-offs that must be managed in high-precision integration schemes.

Gate Oxide Integrity and Surface Roughness

In gate dielectric preparation, exposing dielectric layers to unoptimized alkaline cleans can induce micro-roughness. Hydroxide ions cause non-uniform etching across the dielectric surface. Under high operating electric fields, these physical surface peaks act as local field-enhancement sites, accelerating charge trapping and reducing dielectric breakdown voltage. For critical gate interfaces, non-etching acidic sequences like sulfuric-peroxide mixture (SPM) are preferred when preserving surface planarity is essential.

Dopant Loss in Ultrashallow Junctions

In ultra-shallow junction (USJ) processing, dopant profiles reside within the top nanometers of the silicon lattice. Because APM systematically consumes silicon during its oxidation-dissolution cycle, repeated exposures shave off the near-surface doping peak. This loss reduces active carrier concentration, shifting the local Fermi level and increasing sheet resistance in source/drain extensions, which degrades transistor drive current.

Metallic Cross-Contamination

In the high-pH regime of APM, certain transition metals (such as iron) tend to form insoluble hydroxide complexes that can deposit back onto active silicon. Although H₂O₂ complexes certain metals, the lack of an acid means trace metal redeposition remains a risk. Fabs follow APM with an acidic step, such as hydrochloric acid-peroxide mixture (HPM / SC2), to dissolve metallic species through chloride complexation.

Technology Node Evolution

The operational window for APM has tightened significantly across device generations.

  • Planar CMOS Nodes (e.g., 28nm): Planar architectures tolerated higher chemical concentrations and bath temperatures because structural dimensions were comparatively robust against minor surface loss.
  • FinFET Nodes (e.g., 14nm): Vertical silicon fins and high-k metal gate stacks require dilute APM formulations operated at reduced temperatures. Minimizing the silicon etch rate prevents fin erosion while maintaining electrostatic particle repulsion.
  • GAA Nanosheet Nodes (Sub-7nm): In high-aspect-ratio 3D nanosheets, surface tension during drying can induce capillary forces that cause structural pattern collapse. Fabs transitioned to single-wafer cleaning tools with precise chemical delivery and isopropyl alcohol (IPA) drying, while enforcing strict atomic-scale material loss budgets.

Integration with Adjacent Processes

APM functions as part of a tightly coupled surface-preparation sequence.

  • Sulfuric Peroxide Mixture (SPM): SPM is typically applied prior to APM to decompose heavy photoresist residues and organic compounds, allowing the subsequent APM step to focus on particle lift-off.
  • Hydrofluoric Acid (HF) Etching: Diluted HF (DHF) steps are integrated before or after APM. In surface preparation for epitaxial processes, a standard sequence employing sulfuric acid and hydrogen peroxide mix followed by ammonium hydroxide and hydrogen peroxide mix and diluted hydrofluoric acid is widely used . Performing a DHF dip after APM strips the chemical oxide, leaving a clean, hydrogen-terminated silicon surface suitable for subsequent epitaxial growth.
  • Chemical Mechanical Planarization (CMP): In post-CMP modules, APM formulations are combined with PVA brush scrubbing. In post-chemical mechanical planarization cleaning, megasonic agitation combined with peroxide-containing solutions is utilized to remove residual abrasive particles and polish residues .
  • Pre-Litho Cleaning: Prior to advanced lithography coating steps, optimized APM cleans remove particulate defects to prevent printing defects, aligning with strict pre-litho clean standards.

Industry Trends & Environmental Outlook

As device channels evolve toward stacked GAA nanosheets and CFET architectures, chemical delivery into narrow horizontal cavities presents physical transport limits. Water-based APM chemistries exhibit surface tension that can impede fluid exchange in nanometer-scale gaps. Research focuses on modified solvent systems and ultra-dilute aqueous solutions that lower surface tension to enhance chemical diffusion into confined trenches.

Environmental mandates are also driving chemical conservation. Thermal decomposition of H₂O₂ and ammonia off-gassing require extensive exhaust scrubbers and wastewater management. Modern single-wafer platforms utilize gas-dissolved ultrapure water systems (such as ozonated or hydrogenated water) to reduce chemical bath volumes while maintaining oxidation capability and particle removal efficiency.

References

[P2] Paper2017

Post Cleaning for FEOL CMP with Silica and Ceria Slurries

W. Tseng, Changhong Wu, Tim McCormack, Ji Chul Yang

DOI: 10.1149/2.0101710JSS

Get the SemiFlows weekly note

One email a week on the physics and chemistry behind a process step. Leave your address, confirm once, unsubscribe any time.

Want the AI assistant and full flows? Sign up — the weekly is included automatically. Sign up free

Frequently Asked Questions

What is ammonium peroxide mixture (APM) in semiconductor cleaning?
Ammonium peroxide mixture (APM), also known as Standard Clean 1 (SC1), is an alkaline cleaning chemical composed of ammonium hydroxide, hydrogen peroxide, and deionized water. It is widely used to remove surface organic residues and light metallic contaminants while lifting off sub-micron particulate defects.
How does APM achieve sub-micron particle removal?
APM removes particles through a simultaneous oxidation and etch-dissolution mechanism. Hydrogen peroxide oxidizes the silicon substrate to form a thin oxide layer, which ammonium hydroxide continuously etches away. This slight under-cutting detaches bound particles, while the alkaline pH generates negative zeta potentials on both the wafer and particles, preventing re-attachment via electrostatic repulsion.
Why is chemical dilution critical for APM in FinFET and GAA nanosheet nodes?
In 3D transistor architectures, aggressive chemical etching can erode vertical fins and damage delicate high-k metal gate stacks. Diluted APM formulations operated at lower temperatures reduce the silicon oxide dissolution rate to atomic-scale budgets while retaining sufficient electrostatic repulsion to clear particles without structural damage.

Related Articles

Process IntegrationMar 29, 20266 min read

Back End of Line (BEOL): Physical Principles, Integration, and Advanced Node Evolution

The back end of line (BEOL) represents the second major phase of semiconductor manufacturing, during which individual, isolated transistors fabricated during the front end of…

Process IntegrationMar 29, 20265 min read

Boron Difluoride (BF2) in Semiconductor Manufacturing: Physics, Mechanisms, and Process Evolution

Boron difluoride (BF2) is a critical molecular precursor used extensively in ion implantation to introduce p-type dopants into silicon.

Process IntegrationMar 29, 20267 min read

FEOL: What the Front End of Line Builds

The front end of line (FEOL) builds the transistors themselves — isolation, gate stack, junctions, source/drain — everything before the first metal layer. It sets the chip's drive current, leakage, and reliability floor.

Process IntegrationMar 29, 20265 min read

Hafnium Dioxide in Semiconductor Manufacturing: Physics, Integration, and Advanced Node Scaling

HfO₂ helps a CMOS gate retain capacitance with more physical insulation. Learn how the interface, metal gate and anneal shape its actual electrical behavior.

Process IntegrationMar 15, 20265 min read

HKMG Integration: Why Metal-Gate-Last Is Not Always High-k-Last

Distinguish high-k formation from final metal replacement in a real sequence.

Contents

  • Introduction
  • Physics & Chemical Mechanisms
  • Oxidation Kinetics
  • Dissolution and Etching
  • Particle Lift-Off and Zeta Potential
  • Process Parameters & Kinetics
  • Failure Modes & Integration Challenges
  • Gate Oxide Integrity and Surface Roughness
  • Dopant Loss in Ultrashallow Junctions
  • Metallic Cross-Contamination
  • Technology Node Evolution
  • Integration with Adjacent Processes
  • Industry Trends & Environmental Outlook

SemiFlows

Semiconductor process knowledge — flow visualization + Flow-aware, evidence-linked Q&A

FlowsAdvantagesPricingAboutFAQBlogConceptsContact Us

© 2026 SemiFlows. All rights reserved.

Terms of ServiceRefund PolicyPrivacy Policysupport@semiflows.comPayments by Paddle.com