40nm BSI CMOS Image SensorPreview

W CMP

124/ 417

TiN/Ti CMP

Post CMP Cleaning
112Metal 0 Gate and S/D Contact Opening - Photo113PMD 3 Etch114PMD 2 Etch115PMD 1 Etch116CESL 2 - Etch117CESL 1 - Etch118Pad Oxide Etch119Poly/Si Back Etch120Ashing & Strip/Clean121Ti/TiN Deposition122W Deposition123W CMP124TiN/Ti CMP

Process Cross-Section

CONTACT · A13 · TiN/Ti CMP (stop on SiO)FD node (31P+)VT adjust (11B+, periphery channel)SiO2 liner (SACVD)SiO2 (SACVD bulk fill)n+ S/D (31P+)n+ N-well contact (31P+)p+ surface passivation (10B+)Liner SiO2 (RTP thermal)P-well (pixel array, 11B+)P-well (periphery, 11B+)PD N-well (31P+)N-well (periphery, 31P+)SiP-well (implanted region)PMD 3 (SiO2 · CMP overburden)PMD 2 (SiO2 · body segment)W (contact fill)Ti/TiN linerPMD 1 (SiO2 · bottom segment)CESL 2 (SiNO)SiNCESL 1 (SiN)PolySWS pad ox (SiO2, PECVD)gate ox (SiO2, thermal)IO/HV gate ox (SiO2; relative thickness shown schematically; IO device not shown in this cross-section)n- LDD (31P+, self-aligned)P-pinning (11B+)P+ VSS contact (11B+)

Step highlight

TiN/Ti CMP converts Ti and TiN surfaces into TiOx passivation layers, enabling uniform mechanical removal of excess material while preserving the barrier layer .

In depth

After the bulk tungsten (W) deposition and subsequent W CMP step, the W overburden is removed, leaving the underlying Ti/TiN barrier la

yer exposed on the field dielectric . The Ti/TiN stack serves as an essential diffusion barrier and adhesion promoter between the W plug and the interlayer dielectric (ILD) . The TiN/Ti CMP step is required to completely remove this remaining field barrier layer, physically and electrically isolating the individual W contacts before the subsequent Metal 0 processes . This isolation is critical because any continuous residual metallic barrier would act as a parallel conductive path, causing catastrophic electrical shorting across the Middle-of-Line (MOL) layer (Engineering Practice). The TiN/Ti CMP process operates via a coupled "chemical passivation–mechanical removal" mechanism . First, oxidizers (such as H2O2) in the slurry drive surface electrochemical reactions that convert the hard metallic Ti and TiN surfaces into nanoscale metal-oxide passivation layers, such as TiOx . This chemical softening significantly reduces the mechanical strength of the surface layer compared to the bulk metal . Subsequently, nanoscale abrasive particles suspended in the slurry exert mechanical shear and normal stress—governed by Preston's law—to scrape away this softened oxide layer . The dynamic balance between the surface oxidation kinetics and the mechanical abrasion rate strictly determines the overall material removal rate (MRR) . Slurry design for barrier CMP requires precisely tuning the removal rate selectivity among W, TiN, Ti, and the underlying TEOS dielectric . Because the W plug is already exposed during this step, the slurry must feature a high TiN/Ti removal rate while suppressing further W etching to prevent severe W recess, also known as dishing . To achieve this balance, chemical inhibitors or multidentate chelating agents are often introduced to regulate the passivation film's stability and dissolution kinetics . Abrasive concentration and polishing pressure are then modulated to provide sufficient mechanical force to clear the barrier without inducing non-removable micro-scratches or severe erosion in the underlying dielectric . Furthermore, the slurry pH is strictly controlled to manage the double-layer electrostatic interactions—based on the isoelectric points of the materials—between the abrasives and the wafer, thereby minimizing particle adhesion and subsequent contamination . In 40nm BSI CMOS Image Sensors, the contact aspect ratio is high and the plug pitch is densely packed, necessitating exceptionally tight control over planarization efficiency and defectivity (Engineering Practice). Even minor W contact dishing or dielectric erosion can severely degrade the depth-of-focus margin for the subsequent Metal 0 lithography step . Consequently, ex-situ electrochemical optimization of the barrier slurry is often utilized to decouple chemical reactivity from complex mechanical interference, ensuring a predictable and stable integration window that satisfies the rigorous reliability requirements of the image sensor array .

Risks & Challenges

  • [High] W Contact Dishing and Recess: If the chemical reaction rate on the exposed W plug significantly exceeds the mechanical removal rate of the surrounding TiN/Ti field area, the W will be preferentially consumed . This is often driven by excessive oxidizer concentration accelerating the W passivation/dissolution cycle, leading to deep contact recess that increases contact resistance and compromises subsequent Metal 0 step coverage .
  • [High] Dielectric Erosion and Scratching: Excessive mechanical pressure or abrasive solid loading designed to accelerate barrier removal can over-polish the underlying ILD . According to Preston's law, heightened mechanical action beyond what is necessary to remove the chemically modified layer will induce severe array erosion and non-removable defects such as micro-scratches .
  • [Medium] Metallic Residue (Incomplete Clearing): If the slurry's oxidation potential is insufficient to fully passivate the barrier layer, or if the mechanical down-force is too low, portions of the TiN/Ti film may persist on the dielectric field . This incomplete removal creates parallel conductive paths, leading to leakage currents or hard shorts between adjacent contacts (Engineering Practice).
  • [Low] Abrasive Particle Contamination: Mismatches between the slurry pH and the isoelectric points of the polished materials can result in strong electrostatic attraction between the colloidal abrasives (e.g. , silica) and the wafer surface . This electrostatic binding leads to residual abrasive contamination that can block subsequent deposition steps if not adequately mitigated by the post-CMP cleaning module .

Sign in to continue through all 417 steps

Sign up with emailLog in

Related steps

  • Metal 0 Gate and S/D Contact Opening - Photo
  • PMD 3 Etch
  • PMD 2 Etch
  • PMD 1 Etch
  • CESL 2 - Etch
  • CESL 1 - Etch