CN0 pattern definition creates resist openings retained for PMD 3, PMD 2, and PMD 1 etch steps, avoiding three separate lithography cycles (Engineering Practice).
This lithography step defines the exact spatial coordinates where vertical contact vias will be etched through the Pre-Metal Dielectric
(PMD) stack to connect the initial metallization layers to the transistor gate and source/drain (S/D) terminals . Following prior PMD deposition and chemical mechanical planarization (CMP), the wafer surface is rendered exceptionally flat to provide an optimal focal plane for high-resolution optical lithography . Unlike implant lithography steps that merely mask ion penetration, or metal line photos that define wide horizontal routing, this specific step must pattern an imaging layer capable of withstanding a subsequent high-aspect-ratio anisotropic plasma etch through the thick PMD . Precise definition of these openings is critical because it dictates the geometric area of the final metal-to-semiconductor interface at the silicide surface, fundamentally limiting the parasitic contact resistance of the device . The core physical mechanism involves exposing a photosensitive polymer resist to spatially modulated light, followed by wet chemical development to remove soluble regions and transfer the desired contact hole pattern into the imaging layer . Because the subsequent PMD etch relies on highly energetic and directional reactive ion etching (RIE), the patterned resist must serve as a robust physical and chemical mask . The resist requires significant mechanical stiffness to prevent pattern collapse, which is frequently induced by the intense capillary forces generated during the drying phase of wet development . To survive aggressive fluorocarbon-based plasma chemistries, the resist must maintain high plasma etch resistance, a property that can be enhanced by incorporating inorganic networks into the polymer matrix . If the resist lacks sufficient structural integrity, the continuous bombardment by high-density radicals and ions will erode the mask, leading to severe pattern fidelity degradation and unacceptable dimensional enlargement . The dimensional accuracy achieved during this photo step governs fundamental device transport parameters . The overall series resistance of the MOSFET, which severely degrades drive current, is heavily dependent on the contact resistance established between the highly doped source/drain diffusion regions and the deposited contact metal . By ensuring the patterned opening lands precisely on the self-aligned silicide (salicide) regions, the integration scheme minimizes the sheet resistance component connecting the physical contact to the inversion channel . If the lithographically defined opening is too large, the subsequent etch risks exposing and shorting adjacent features; conversely, an opening that is too small drastically restricts the cross-sectional area for current flow, creating localized current crowding and elevated contact resistance . Furthermore, bottom anti-reflective coatings (BARC) are applied beneath the resist to suppress optical standing waves, ensuring the sidewalls of the developed photoresist remain vertical for accurate pattern transfer (Engineering Practice). At the 40nm node, the physical spacing between the gate electrode and the adjacent S/D contacts is heavily constrained, approaching the fundamental diffraction limits of the optical system . To counteract optical distortion, engineers devote extraordinary efforts to optical proximity correction (OPC) on the photomask, ensuring the actual printed features reliably match the drawn layout dimensions . The transition to deep sub-micron design rules exponentially increases the aspect ratio of the contact vias, necessitating imaging layers that are thin enough to avoid wet-development collapse yet chemically durable enough to endure prolonged plasma exposure .
Sign in to continue through all 417 steps