A dry RIE method is chosen over wet etching because it provides the anisotropic profile control necessary to prevent lateral undercutting of the gate structures .
In the MOL CONTACT module, after etching through the Contact Etch Stop Layer (CESL) and pad oxide to open the contact holes, the Poly
/Si Back Etch is performed to expose and shape the underlying polysilicon gate and silicon source/drain regions . Unlike backside silicon thinning steps performed much later in BSI integration, this front-side step directly prepares the local device contacts before the subsequent Ashing, Ti/TiN barrier deposition, and W plug fill . As device dimensions scale down in 40nm technology, the planar contact area decreases, causing contact resistance to rise sharply . To mitigate this thermodynamic and geometric limit, this back etch purposely recesses the exposed silicon or polysilicon to create a non-planar, sloped bottom profile . This three-dimensional contour increases the actual metal-semiconductor contact area without enlarging the contact footprint on the die, thereby significantly reducing the series contact resistance that would otherwise bottleneck transistor drive current . The etching process relies on a highly anisotropic reactive ion etch (RIE) to precisely consume the exposed silicon and polysilicon without lateral spreading . The plasma chemistry must balance etching and polymer deposition to control the recess profile, often utilizing halogen-based gas mixtures where directed ion bombardment drives the localized removal of material . By carefully modulating the ion energy and substrate bias, the etch selectively creates a V-shaped, U-shaped, or crescent-shaped depression in the crystalline substrate . The underlying physical mechanism hinges on increasing the conduction interface area; since contact resistance is inversely proportional to the effective contact area, extending the current injection path length vertically reduces the localized carrier injection barrier . Furthermore, the etch must maintain strict selectivity against the adjacent dielectric spacers and cap layers, utilizing deposition-etch competition mechanisms where carefully chosen precursors form protective polymeric or oxyfluoride layers on oxides while allowing bare silicon to be etched . A dry RIE method is chosen over wet etching because it provides the anisotropic profile control necessary to prevent lateral undercutting of the gate structures . The plasma parameters, such as the ratio of etchant to passivant gases and the applied RF bias, are finely tuned to ensure that the contact bottom intersects both the sidewall spacer and the source/drain region appropriately . High selectivity to silicon dioxide and silicon nitride is paramount to prevent erosion of the gate spacer, which could lead to catastrophic source-to-gate electrical shorts during metallization . In some advanced integration schemes, an ultra-thin etch stop layer, such as HfO2, is utilized as a hard mask to further protect the gate structures during this recess process . The interaction between bias voltage (controlling physical ion energy) and etchant gas flow (controlling chemical reaction rate) dictates whether the resulting profile is planar or appropriately sloped, directly influencing the final silicide morphology . At the 40nm node, the subthreshold swing and drive current are heavily constrained by parasitic series resistance, making contact geometry optimization as critical as channel mobility enhancements . Unlike the SWS Nitride Anisotropic Back Etch, which shapes the dielectric isolation spacers, or the bulk Si Back Etch used later for BSI substrate thinning, this specific step is uniquely focused on the micro-scale topographical engineering of the metal-to-semiconductor interface . Ensuring a clean, defect-free, and geometrically optimized silicon surface here is essential for the subsequent Ti/TiN deposition, which will thermally react to form the low-resistance ohmic silicide contact .
Sign in to continue through all 417 steps