Ultimately, optimizing the final Si/SiO2 interface quality minimizes interface trap states and fixed charges, preventing flat-band voltage shifts and carrier mobility degradation [T2].
After the NMOS VT Adjust implant and subsequent stripping steps, the exposed silicon surface retains physical damag…
Sign in to continue through all 417 steps
Sign Up Free