By creating a patterned photoresist barrier, it prepares the wafer for the subsequent NMOS threshold voltage (Vth) adjustment ion implantation [P4].
This process step performs the photolithographic patterning required to selectively expose the NMOS active regions while protecting the PMOS regions …
Sign in to continue through all 417 steps
Sign Up Free