The resist must be thick enough to serve as a complete stopping mask for the subsequent p-type ion implantation, preventing counter-doping in the protected N-type FD and channel regions .
The P-Pinning IIP - Photo step is a critical lithographic process that defines the implantation mask for the
p+ surface layer of the Pinned Photodiode (PPD) . Following the formation of the N-type Floating Diffusion (FD), this step precisely patterns a photoresist layer to expose the silicon surface over the photodiode while protecting the transfer gate (TG), FD, and peripheral circuit regions . The correct spatial definition of this opening is paramount, as the detailed fabrication process around the edge of the TG must be highly engineered to ensure no significant barrier exists for complete charge transfer . By precisely masking the substrate, this step prepares the wafer for the subsequent low-energy ion implantation that forms the pinning layer, directly dictating the physical boundaries of the active photodetector . The physical mechanism of the PPD relies on introducing a heavily doped p+ layer at the surface of the n-type photodiode region to fix the Fermi level at the Si-SiO₂ interface near the valence band . This high surface hole concentration ensures that Si-SiO₂ interface states are starved by an absence of electrons, which fundamentally suppresses dark current generation and random thermal noise from these defects . Furthermore, a steep dopant concentration profile in this surface p+ layer is necessary to terminate the electric field lines originating from fixed charges in the oxide . The photoresist pattern must accurately define this region so that the subsequent implantation follows the intended Gaussian spatial distribution of dopants, ensuring the surface potential is pinned strictly within the photodiode boundaries . Material and method selection for this step involves choosing a photoresist with an optimal thickness and resolution capability governed by Rayleigh's diffraction limits . The resist must be thick enough to serve as a complete stopping mask for the subsequent p-type ion implantation, preventing counter-doping in the protected N-type FD and channel regions . Conversely, the resist cannot be excessively thick, as this would compromise the critical dimension (CD) control and increase the risk of pattern collapse at highly scaled pitches (Engineering Practice). Misalignment or poor CD control during this photolithography step modulates the spatial relationship between the heavily doped p+ layer and the TG, where excessively high local electric fields can increase average dark current and create "white spot" blemishes . In a nanoscale Backside Illuminated (BSI) CMOS Image Sensor process, pixel dimensions are aggressively scaled, making the overlay tolerance between the pinning implant mask and the transfer gate extremely stringent . Although the primary optical illumination in a BSI sensor enters from the thinned backside , the frontside p+ pinning layer remains essential for establishing the depletion boundary and passivating the frontside Si-SiO₂ interface . The high-precision lithography at the 40nm node ensures that the P-Pinning boundary is perfectly aligned to the TG, enabling complete charge transfer from the sub-surface storage well to the FD without trapping carriers in unwanted potential pockets .
Sign in to continue through all 417 steps