The Photocathode IIPX - Photo step defines the spatial boundaries of the N-type charge collection well, enabling precise control over the 3D potential well capacity .
The Photocathode IIPX - Photo step is a critical photolithography operation in the Backside Illuminated (BSI) CMOS Image Sensor fl
ow, defining the spatial boundaries of the N-type charge collection well . Unlike the preceding Periphery N-Well lithography, which patterns deep logic and routing wells for peripheral control circuits (Engineering Practice), this step specifically targets the active pixel array to construct the core p-n junction of the pinned photodiode . In the process sequence, it immediately prepares the wafer for the N Photocathode IIPX ion implantation module, ensuring that N-type dopants are introduced only into the designated photosensitive regions to form the charge storage node . The precise geometric definition achieved here directly dictates the ultimate volume of the photodiode, which bounds the maximum number of photoelectrons the pixel can store before saturation .
The physical mechanism relies on exposing a photosensitive polymer resist to ultraviolet light through a patterned reticle, followed by chemical development to remove specific regions . The resolution limit of this optical pattern transfer is governed by the Rayleigh criterion, scaling inversely with the numerical aperture of the lithography system . Crucially, the remaining photoresist must possess sufficient thickness and structural integrity to serve as an effective ion-stopping mask during the subsequent high-energy N-type implantation . By blocking dopants in unexposed regions, the patterned resist ensures that the implant is strictly confined to the intended photodiode volume, establishing a stable built-in potential that depends fundamentally on the localized dopant concentration gradient . Furthermore, the exact lateral placement of this photoresist boundary defines where the lateral depletion region of the resulting p-n junction will terminate .
Material and method selection for this step focuses heavily on overlay capability and profile fidelity, utilizing advanced optical metrology sensors to align the wafer relative to previously patterned layers . Accurate alignment is mandatory because the N-photocathode must be perfectly positioned relative to the transfer gate to ensure a smooth, monotonic electrostatic potential gradient during charge transfer . Optical proximity correction (OPC) is rigorously applied to the mask data to counteract optical interference and diffraction effects that occur near the edges of dense pixel arrays . Negative or positive tone resists may be selected based on the specific clear-field or dark-field reticle design to optimize process latitude and minimize interconnect thinning or boundary distortion .
At the 40nm technology node, the highly scaled pixel pitch imposes extreme constraints on edge placement error and critical dimension (CD) uniformity . Shrinking dimensions require hyper-NA lithography to resolve the photocathode boundaries without merging adjacent pixels . Precision in this lithography step is paramount, as variations in the patterned area directly alter the 3D potential well capacity, fundamentally impacting the full-well capacity and input-referred conversion gain of the image sensor . Furthermore, strict CD control mitigates the formation of localized high-electric-field hotspots at the p-n junction boundaries, effectively suppressing generation-recombination dark current that would otherwise degrade low-light performance .
Sign in to continue through all 417 steps