40nm BSI CMOS Image SensorPreview

Wafer In

2/ 417

WF Laser markings

Particle Removal
1Wafer In2WF Laser markings3Particle Removal4Oxidation Pre-Cleaning5Oxide growth6Nitride deposition7Pre Litho Cleaning8Align Marker Pattern - Photo9Nitride Etch10Oxide Etch11Ashing & Strip/Clean

Sign in to save progress and read all 417 steps for free

Sign up with emailLog in

Process Cross-Section

WFR · W2 · Wafer Laser MarkingsScribe lane viewSi ejectaSi

Step highlight

Laser ablation is selected for wafer identification because it serves as a highly precise, non-contact micromachining tool that avoids the mechanical stress concentrations and potential fracturing associated with physical diamond scribing .

In depth

In integrated circuit manufacturing, tracking individual wafers through the fabrication process is essential for yield analysis, process control, and lot history monitoring . The WF Laser markings step immediately follows the initial "Wafer In" operation to impart permanent alphanumeric or bar codes onto the bare silicon surface . Establishing this identification early ensures absolute traceability across all subsequent complex processing and metrology steps (Engineering Practice). Because the laser marking process inherently involves material destruction and generates physical debris, it is strategically positioned before the Particle Removal and Oxidation Pre-Cleaning steps (Engineering Practice). This sequence ensures that all ablated silicon particulates and potential airborne contaminants are completely removed prior to the sensitive Oxide growth step, preventing defect incorporation that would degrade the integrity of the initial thermal oxide . The physical mechanism of laser marking is based on localized optical energy absorption and subsequent thermal ablation or sublimation of the substrate . When the focused laser beam strikes the silicon wafer, the absorbed photons elevate the local lattice temperature, inducing instantaneous localized melting and vaporization . The material removal process is strictly governed by the laser fluence, defined as $F = E/A$, which dictates whether the deposited energy density exceeds the thermodynamic ablation threshold of the material . By employing pulsed laser systems, the energy is deposited in an extremely short duration, restricting the heat-affected zone and minimizing thermal diffusion into the surrounding crystalline silicon . This localized phase change and subsequent explosive ejection of material leave behind precisely defined micro-depressions that form the required identification patterns (Engineering Practice). Laser ablation is selected for wafer identification because it serves as a highly precise, non-contact micromachining tool that avoids the mechanical stress concentrations and potential fracturing associated with physical diamond scribing . To achieve optimal mark contrast with minimal collateral substrate damage, parameters such as laser wavelength, focusing depth, and pulse energy must be carefully optimized . The choice of wavelength dictates the optical absorption depth ($\delta = 1/\alpha$) in the silicon lattice, which directly influences the volume of the heat-affected zone and the vertical profile of the ablated mark . Scanning speed and pulse repetition rate interact to determine the spatial overlap of the laser pulses, governing the sidewall roughness and the volume of redeposited material inside the kerf . Precise parameter tuning is critical: inadequate energy results in unreadable marks, while excessive fluence causes thermal microcracking and heavy silicon particle redeposition . In the fabrication of nanoscale Backside Illuminated (BSI) CMOS Image Sensors, minimizing mechanical stress and particulate generation during laser marking is particularly crucial . BSI CIS processing requires extreme wafer thinning operations later in the integration flow, meaning any deep microcracks induced by overly aggressive laser marking can propagate into catastrophic wafer breakage during back-grinding . Furthermore, advanced image sensors are highly sensitive to microscopic defect patterns in the ultra-high-resolution pixel arrays . Therefore, the laser mark must be shallow and uniform enough to prevent deep structural damage, yet robust enough to survive numerous subsequent thermal oxidations, depositions, and chemical-mechanical polishing cycles without losing optical readability .

Risks & Challenges

  • [High] Silicon Debris Redeposition: During laser ablation, localized melting and rapid vaporization forcefully eject material that can quickly redeposit as solid debris on the adjacent wafer surface . If the subsequent wet Particle Removal step fails to completely clear this debris, the remaining silicon particles will act as localized masking defects during the subsequent Oxide growth, leading to oxide pinholes or thickness non-uniformities .
  • [Medium] Substrate Microcracking and Thermal Damage: Excessive laser energy density or an overly long pulse duration causes severe localized thermal stress concentration within the silicon lattice . This intense thermal gradient induces subsurface microcracks that, while initially confined to the marking area, can propagate under stress during later high-temperature thermal cycles or mechanical back-grinding, ultimately causing catastrophic wafer failure .
  • [Low] Insufficient Mark Contrast: If the laser fluence ($F=E/A$) is set below the optimal ablation threshold or the optical absorption depth is too shallow for the chosen wavelength, the resulting material removal volume will be inadequate . This results in shallow marks with poor optical contrast that may be completely planarized or erased by subsequent chemical-mechanical polishing and etching steps, leading to an irreversible loss of individual wafer traceability .

References (8)

[P1]

Low-Complexity Full-Melt Laser-Anneal Process for Fabrication of Low-Leakage Implanted Ultrashallow Junctions

2011

[P2]

A Scalable and Low Stress Post-CMOS Processing Technique for Implantable Microsensors

2020

[P3]

Improving automated visual fault inspection for semiconductor manufacturing using a hybrid multistage system of deep neural networks

2022

[P4]

An investigation on dicing 28-nm node Cu/low-k wafer with a Picosecond Pulse Laser

2014

[T1]

Silicon VLSI Technology - Full

2000

[T2]

Modern Semiconductor Devices for Integrated Circuits - Device Fabrication Technology

2010

[A1]

Laser-Based Surface Processing for Semiconductor Workpiece

2024

[A2]

Laser-based surface processing for semiconductor workpiece

2024

Related steps

  • Wafer In
  • Particle Removal
  • Oxidation Pre-Cleaning
  • Oxide growth
  • Nitride deposition
  • Pre Litho Cleaning